

Printed: Thursday, January 19, 2006 10:38:05 PM

ALPHA PC flows

Narrow (64 bit) main memory

dgc

20-Aug-91

Cycles that just get a fast ACK, like
 FETCH, BARRIER, and STxC that are already known to
 need to fail.

```

Ack          |Idle|Done|Idle|
cCReq        |-----|
cCAck        |----|
  
```

Cache hit cycles. These can only happen on
 LDxL and STxC cycles. We add an extra cycle (the Tag
 cycle) to let the tag check settle out. The cLock
 signal sets on LDxL, and clears on STxC.
 The cTagFull signal asserts in the Tag state to
 tell the tag logic (page 6) that it must do the full
 tag check, as opposed to the quick one.
 On writes, the ~cTagNoOE signal is used to
 disable the output of the tag rams.
 The ~cDOE and the cDWSel signals do not
 need to be extended for an extra cycle since the write
 pulses on the cache rams are generated directly by
 the cpu chip (there is no clock buffer delay between the
 advance of the write data and the write pulse).

```

Error        |Idle|Tag |Done|Idle|
cCReq        |-----|
cTagFull     |----|
cCAck        |----|
  
```

```

Read         |Idle|Tag |RdH0|RdH1|RdH2|Done|Idle|
cCReq        |-----|
cTagFull     |----|
cCAck        |-----|
cRAck        |-----|
~cDataOE     |-----|
cA4          |-----|
cLock        |-----|
  
```

```

Write        |Idle|Tag |WrH0|WrH1|WrH2|Done|Idle|
cCReq        |-----|
  
```

Printed: Thursday, January 19, 2006 10:38:05 PM

```

cTagFull      |----|
cCAck         |-----|
cDWSel        |-----|
~cDOE         |-----|
~cDataWE      |mask|   |mask|
cA4           |-----|
~cTagNoOE     |-----|
cTagWE.~ctl   |-----|
~cTagVDOE     |-----|
cLock         |-----|

```

Read miss. This is the READ_BLOCK case. The LDxL miss case looks the same, but there is a Tag state between the Idle state and the Rd0 state. The cLock signal sets on LDxL.

We always generate the cIncReq if the read is for I-stream. If the block in the backup cache is invalid then the block cannot possibly be in the data cache, and in the invalidate is a (harmless) no-op. If the block in the backup cache is valid then the block *might* be in the data cache, and if we replace it with an I-stream block then an invalidate of the data cache is needed.

```

Read          |Idle|Rd0 |Rd1 |Rd2 |Rd3 |Rd4 |Rd5 |Rd6 |Rd7 |Rd8 |Done|Idle|
cCReq         |-----|
cRAck         |-----|
cCAck         |-----|
ras           |-----|
col           |-----|
cola          |--- 0 ---|--- 1 ---|--- 2 ---|--- 3 ---|
cas[cA2]      |-----|
~cRdCE[1]     |-----|
~cRdCE[0]     |-----|
~cRdOE        |-----|
~cDataWE      |-----|
cA4           |-----|
~cTagNoOE     |-----|
cTagWE.~ctl   |-----|
~cTagVPOE     |-----|
cTagWE.~adr   |-----|
cInvReq (I-stream) |-----|
cLock         |-----|

```

Write miss. This is the WRITE_BLOCK case. The STxC miss case looks the same, but there is a Tag state between the Idle state and the Rd0 state. The cLock signal clears on STxC. The tag write in Rd9 isn't really needed,

Printed: Thursday, January 19, 2006 10:38:05 PM

```

we                                     |-----|
cas[CA2]                             |----|   |----|   |----|   |----|
~cDataOE                             |-----|   |-----|
cA4                                   |-----|
~cWrCE                               |----|   |----|
~cWrOE[1]                             |-----|   |-----|
~cWrOE[0]                             |-----|   |-----|

```

XBUS read. We only generate a single RACK, since there is garbage in all but longword 0. The RACK always says that the reference should not be cached, and also says that it should not be error checked (longword 0 is ok, but the garbage does in the other longwords does not have good parity).

The cycle must run in the correct phase on the XBUS. The CPU state machine looks at sPh1 when it is in the Idle state, and only makes the Idle->X0 transition when it is phasel, so that X0 will be phase2, making X1-X2 a phasel-phase2 pair.

Note that if the source of the data is the 82380, which is clocking on mosClk rather than sysClk, it is possible that the data has only 3nS of hold at the fct2952's (6nS 82380 min - 5nS worst case mosClk/sysClk skew + 2nS f623 min), but this is enough for the fct2952's (who only need 2nS).

```

XBUS      |Idle|X0| X1| X2| X3| X4| X3| X4| Done|Idle|
sPh1      |----|   |----|   |----|   |----|   |----|
cCReq     |-----|
cRAck     |-----|
cCAck     |-----|
~xAOE     |-----|
~xRdOE    |-----|
xBus.~ads |-----|
xBus.~rdy |-----|
~cRdCE[0] |----|   |----|
~cRdOE    |-----|
Read Data |-----|

```

XBUS write. On a 386 the write data comes valid in the middle of the ADS cycle, and holds into the middle of the cycle after the RDY. The ~cDOE signal is held for 2 cycles, rather than the more intuitive 1 cycle, because the cpu is, in fact, clocking a little ahead of the rest of the machine, and if you asserted the ~cDOE for a single cycle it would switch the data away just as the registers were clocking it in.

Printed: Thursday, January 19, 2006 10:38:05 PM

```

XBUS      |Idle|X0|X1|X2|X3|X4|X3|X4|Done|Idle|
sPh1     |----|  |  |  |  |  |  |  |  |----|
cCReq    |-----|
cCAck    |-----|
~xAOE    |-----|
~xWrOE[0]|-----|
xBus.~ads|-----|
xBus.~rdy|-----|
~cDOE    |-----|
~cWrCE   |----|
~cWrOE[0]|-----|
Write Data|-----|

```

Refresh cycles use cas-before-ras mode, so that we can program the address generator in the Intel chip in the strange way needed to generate refresh addresses on the ISA bus. The cTagFull assertion just simplifies the logic.

```

RFSH      |Idle|Idle|Dma0|Dma1|Dma2|Dma3|Dma4|Dma5|Idle|
sPh1     |----|  |  |  |  |  |  |  |----|
xBus.~ads|-----|
xBus.~rdy|-----|
cas      |-----|
ras      |-----|
~cTagFull|-----|

```

Read DMA. We start the DRAM, and at Dma2 we send the right xA[4] to the cache, and enable the output of the tag and data rams. At the end of Dma3 we grab the outputs of the cache (just in case) and we make the hit-miss decision. On misses we CAS the DRAM. On hits we output enable the data from the cache. In all cases we enable the XBUS buffers, and feed the right longword down the XBUS.

```

RDMA      |Idle|Idle|Dma0|Dma1|Dma2|Dma3|Dma4|Dma5|Idle|
sPh1     |----|  |  |  |  |  |  |  |----|
xBus.~ads|-----|
xBus.~rdy|-----|
ras      |-----|
col      |-----|
cola     |-----|
cas (miss)|-----|
~xWrOE[xA2]|-----|
cA4 valid|-----|

```

Printed: Thursday, January 19, 2006 10:38:05 PM

```

~cTagOE           |-----|
~cTagFull         |-----|
~cDataOE          |-----|
~cWrCE            |----|
~cWrOE[xA3] (hit) |-----|
~chkTag           |----|
~chkRd            |----|

```

Write DMA. We always run the DRAM. At Dma2 we send the right xA[4] to the cache, and enable the output of the tag so we can make a hit-miss decision 2 cycles later. The ~xRdOE comes on early, since we have to meet write data setup to cas at the DRAM. On hits we also send write data to the cD bus, hit the write pulse on the cache SRAM, and send an invalidate to the CPU. The lock flag clears at this time. Note that the clearing of the lock flag is **not** a function of hit.

```

WDMA      | Idle | Idle | Dma0 | Dma1 | Dma2 | Dma3 | Dma4 | Dma5 | Idle |
sPh1      | ---- |     | ---- |     | ---- |     | ---- |     | ---- |
xBus.~ads  | -----|
xBus.~rdy  |          |          |          |          |          |          |          |          |
ras[xA2]   |          |          |          |          |          |          |          |          |
col        |          |          |          |          |          |          |          |          |
we         |          |          |          |          |          |          |          |          |
cola       |          |          |          |          |          |          |          |          |
cas        |          |          |          |          |          |          |          |          |
~xRdOE     |          |          |          |          |          |          |          |          |
cA4 valid  |          |          |          |          |          |          |          |          |
~cTagOE    |          |          |          |          |          |          |          |          |
~cTagFull  |          |          |          |          |          |          |          |          |
~cRdCE[1]  |          |          |          |          |          |          |          |          |
~cRdCE[0]  |          |          |          |          |          |          |          |          |
~cRdOE (hit) |          |          |          |          |          |          |          |          |
~cDataWE[xA3,xA2] (hit) |          |          |          |          |          |          |          |
cInvReq (hit) |          |          |          |          |          |          |          |          |
cLock      |-----|
~chkTag    |          |          |          |          |          |          |          |          |

```

Local cycles. The local bus looks like an 8MHz XT bus. The length of the cycle is constant, since there isn't anybody on the bus that wants to stretch it (cRdy on the combo is only an output from the programable ready generator). This is just one of the many possible allignments.

Printed: Thursday, January 19, 2006 10:38:05 PM

```

cpud      |Idle|X0 |X1 |X2 |X3 |X4 |X3 |X4 |X3 |X4 |X3 |X4 |X3 |X4 |X3 |X4 |X3 |X4 |Done|Idle|
buse      |Idle|Idle|Idle|Idle|Ads |Ads |T1 |T1 |T1 |Tw1|Tw1|Tw1|Tw2|Tw2|Tw2|T2 |T2 |T2 |Idle|Idle|
sPh1      |----|   |----|   |----|   |----|   |----|   |----|   |----|   |----|   |----|   |----|   |
~adsi     |    |   |-----|
~rdy      |    |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
cClk      |    |   |----|   |----|   |----|   |----|   |----|   |----|   |----|   |----|   |----|   |
lA valid  |    |   |-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
cAle      |    |   |-----|
~stb      |    |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
~oeab     |    |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
~oeba     |    |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |

```

XT style cycles. This is the shortest possible cycle, which cannot, in fact, every happen on a *real* IBM PC. The *real* IBM PC always asserts the strobes for 2 T-states. The programmable delay bits can be set to get this cycle length. The ready signal is sampled at the end of each twb state. If ready is false the state after twb is twc, then twa.

```

cpud      |Idle|X0 |X1 |X2 |X3 |X4 |X3 |X4 |X3 |X4 |X3 |X4 |X3 |X4 |X3 |X4 |Done|Idle|
isaa      |Idle|Idle|Idle|Idle|Ads |Ads |T1a|T1b|T1c|Twa|Twb|Twd|T2a|T2b|T2c|Idle|Idle|Idle|
sPh1      |----|   |----|   |----|   |----|   |----|   |----|   |----|   |----|   |----|   |
~adsi     |    |   |-----|
~rdy      |    |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
cClk      |    |   |----|   |----|   |----|   |----|   |----|   |----|   |----|   |----|   |
address   |    |   |-----|-----|-----|-----|-----|-----|-----|-----|
ale       |    |   |-----|
~stb      |    |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
~oeab     |    |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
~oeba     |    |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |

```

AT style cycles. This is the shortest possible cycle non 0-wait, which cannot, in fact, every happen on a *real* IBM PC. The *real* IBM PC always asserts the strobes for 2 T-states. The programmable delay bits can be set to get this cycle length. The ready signal is sampled at the end of each TWB state. ready is false the state after TWB is TWC, then TWA. The 0-wait state is sampled false at the end of T1C.

```

cpud      |Idle|X0 |X1 |X2 |X3 |X4 |X3 |X4 |X3 |X4 |X3 |X4 |X3 |X4 |X3 |X4 |Done|Idle|
isaa      |Idle|Idle|Idle|Idle|Ads |Ads |T1a|T1b|T1c|Twa|Twb|Twd|T2a|T2b|T2c|Idle|Idle|Idle|
sPh1      |----|   |----|   |----|   |----|   |----|   |----|   |----|   |----|   |----|   |
~adsi     |    |   |-----|
~rdy      |    |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
cClk      |    |   |----|   |----|   |----|   |----|   |----|   |----|   |----|   |----|   |

```

Printed: Thursday, January 19, 2006 10:38:05 PM

```

address |-----|
ale     |-----|
~stb   |-----|
~oeab  |- writes -----|
~oeba  |- reads  -----|

```

AT style 0-wait state cycle. The 0-wait state sample happens at the end of T1C.

```

cpud    |Idle|X0 |X1 |X2 |X3 |X4 |X3 |X4 |X3 |X4 |X3 |X4 |Done|Idle|Idle|
isaa    |Idle|Idle|Idle|Idle|Ads |Ads |T1a |T1b |T1c |T2a |T2b |T2c |Idle|Idle|Idle|
sPh1    |----|   |----|   |----|   |----|   |----|   |----|   |----|   |----|
~adsi   |-----|
~rdy    |-----|
cClk    |-----|
address |-----|
ale     |-----|
~stb   |-----|
~oeab  |- writes -----|
~oeba  |- reads  -----|

```